| Zufall_01 Project Status (06/21/2015 - 09:40:16) | |||
| Project File: | zufall_02.xise | Parser Errors: | No Errors |
| Module Name: | Zufall_01 | Implementation State: | Fitted |
| Target Device: | xc9572-7PC44 |
|
No Errors |
| Product Version: | ISE 14.4 |
|
6 Warnings (0 new) |
| Design Goal: | Balanced |
|
|
| Design Strategy: | Xilinx Default (unlocked) |
|
|
| Environment: | System Settings |
|
|
| Detailed Reports | [-] | |||||
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | Current | Sa 18. Jul 11:16:28 2015 | 0 | 6 Warnings (0 new) | 0 | |
| Translation Report | Current | Sa 18. Jul 11:16:33 2015 | 0 | 0 | 0 | |
| CPLD Fitter Report (Text) | Current | Sa 18. Jul 11:16:44 2015 | 0 | 4 Warnings (1 new) | 0 | |
| Power Report | ||||||
| Secondary Reports | [-] | ||
| Report Name | Status | Generated | |
| Post-Fit Simulation Model Report | |||